 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
MB90F474LPFV Arkusz danych(PDF) 71 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F474LPFV Arkusz danych(HTML) 71 Page - fujitsu semiconductor |
|
|
71 / 118 page  MB90470 Series 71 (2) Block Diagram SCM HCLK SCLK MCM WS1 WS0 SCS MCS CS1 CS0 STP SLP SPL RST TMD CG1 CG0 2 2 X0A X1A RST pin pin pin pin pin X0 X1 MCLK Standby control circuit Low power mode control register (LPMCR) Pin High-Z control circuit Internal reset generator circuit CPU clock control circuit Peripheral clock control circuit Pin high-impedance control Internal reset CPU clock Peripheral clock Stop, sleep signals Stop signal CPU intermittent operation selector Standby control circuit Intermittent cycle selection Interrupt release Machine clock Clock generator module Oscillator stabilization wait release Clock selector Oscillator stabilization wait period selector Divide by 4 PLL multiplier circuit Sub-clock generator circuit Clock select register (CKSCR) System clock generator circuit Divide by 2 Divide 1024 Divide by 2 Divide by 4 Divide by 4 Divide by 4 Divide by 2 Time base timer To watchdog timer Re- served HCLK : Oscillator clock MCLK : Main clock SCLK : Sub-clock |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
