Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

L9803 Arkusz danych(PDF) 46 Page - STMicroelectronics

Numer części L9803
Szczegółowy opis  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 Arkusz danych(HTML) 46 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 42Page - STMicroelectronics L9803 Datasheet HTML 43Page - STMicroelectronics L9803 Datasheet HTML 44Page - STMicroelectronics L9803 Datasheet HTML 45Page - STMicroelectronics L9803 Datasheet HTML 46Page - STMicroelectronics L9803 Datasheet HTML 47Page - STMicroelectronics L9803 Datasheet HTML 48Page - STMicroelectronics L9803 Datasheet HTML 49Page - STMicroelectronics L9803 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 126 page
background image
On-Chip Peripherals
L9803
46/126
The active transition is software programmable through the IEDGi bit of the Control Register
(CRi).
Timing resolution is one count of the free running counter: (fCPU/(CC1.CC0)).
Procedure
To use the input capture function select the following in the CR2 register:
Select the timer clock (CC1-CC0) (see Table 9: Clock Control Bits).
Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit.
And select the following in the CR1 register:
Set the ICIE bit to generate an interrupt after an input capture.
Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit.
When an input capture occurs:
–ICFi bit is set.
–The ICRi register contains the value of the free running counter on the active
transition on the ICAPi pin (see Figure 23).
A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the
CCR register. Otherwise, the interrupt remains pending until both conditions
become true.
Clearing the Input Capture interrupt request is done by:
1.
Reading the SR register while the ICFi bit is set.
2.
An access (read or write) to the ICLRi register.
Note:
After reading the ICHRi register, transfer of input capture data is inhibited until the ICLRi
register is also read.
The ICRi register always contains the free running counter value which corresponds to the
most recent input capture.
During HALT mode, if at least one valid input capture edge occurs on the ICAPi pin, the
input capture detection circuitry is armed. This does not set any timer flags, and does not
“wake-up” the MCU. If the MCU is awoken by an interrupt, the input capture flag will become
active, and data corresponding to the first valid edge during HALT mode will be present.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com