MOSA

MS6715

1 Stereo Input / 1 Stereo Output Audio Processor

REV 3

7/16

www.mosanalog.com

Timing of SDA and SCL Bus Lines

S

S

P

SDA

SCL

Standard Mode

Symbol

Parameter

Min

Max

Unit

SCL clock frequency

0

100

kHz

Hold time (repeated) START condition.

After this period, the first clock pulse is generated

4.0

-

us

LOW period of the SCL clock

4.7

-

us

HIGH period of the SCL clock

4.0

-

us

Set-up time for a repeated START condition

4.7

-

us

Data hold time:

For I

0

3.45

us

Data-set-up time

250

-

ns

Rise time of both SDA and SCL signals

-

1000

ns

Fall time of both SDA and SCL signals

-

300

ns

Set-up time for STOP condition

4.0

-

us

Bus free time between a STOP and START condition

4.7

-

us

Capacitive load for each bus line

-

400

pF

Noise margin at the LOW level for each connected device (including

hysteresis)

-

V

Noise margin at the HIGH level for each connected device (including

hysteresis)

-

V

BUS INTERFACE

Data are transmitted to and from the MCU to the MS6715 via the SDA and SCL. The SDA and SCL make up the

BUS interface. It should be noted that pull-up resistors must be connected to the positive supply voltage.

SDA (Serial Data Line)

Rp

Rp

SCL (Serial Clock Line)

Pull up resistors

V

DD

MCU

MS6715