ADP1853ACPZ-R7 datasheet(24/28 Pages) AD

24 / 28 page

ADP1853

Data Sheet

Rev. 0 | Page 24 of 28

As the master voltage rises, the slave voltage rises identically.

Eventually, the slave voltage reaches its regulation voltage,

where the internal reference takes over the regulation while

the TRK input continues to increase, thus removing itself from

influencing the output voltage.

To ensure that the output voltage accuracy is not compromised

by the TRK pin being too close in voltage to the reference volt-

age (VFB, typically 0.6 V), make sure that the final value of the

TRK voltage of the slave channel is at least 30 mV above VFB.

Ratiometric Tracking

Ratiometric tracking limits the output voltage to a fraction of

the master voltage, as illustrated in Figure 33 and Figure 34. The

final TRK voltage of the slave channel should be set to at least

30 mV below the FB voltage of the master channel. When the

TRK voltage of the slave channel drops to a level that is below

the minimum on time condition, the slave channel operates in

pulse skip mode while keeping the output regulated and tracked

to the master channel. In addition, when TRK or FB drops

below the PGOOD undervoltage threshold, the PGOOD signal

is tripped and becomes active low.

Figure 33. Ratiometric Tracking

Figure 34. Example of a Ratiometric Tracking Circuit

PCB LAYOUT GUIDLINES

The recommended board layout practices for the synchronous

buck controller are described in the AN-1119 Application Note.

MASTER VOLTAGE

SLAVE VOLTAGE

TIME

ADP1853

TRK

RBOT

10kΩ

RTOP

22.6k

Ω

0.55V

3.3V

VOUT_MASTER

1.8V

VOUT_SLAVE

RTRKB

10kΩ

RTRKT

49.9kΩ

CSS

20nF

ADP1853ACPZ-R7 Arkusz danych(PDF) 24 Page - Analog Devices

ADP1853ACPZ-R7 Arkusz danych(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Arkusz danych Pobierz

Link URL