Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADP5023ACPZ-1-R7 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części ADP5023ACPZ-1-R7
Szczegółowy opis  Dual 3 MHz, 800 mA Buck
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADP5023ACPZ-1-R7 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button ADP5023ACPZ-1-R7 Datasheet HTML 2Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 3Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 4Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 5Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 6Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 7Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 8Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 9Page - Analog Devices ADP5023ACPZ-1-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
ADP5023
Data Sheet
Rev. A | Page 6 of 28
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Rating
AVIN to AGND
−0.3 V to +6 V
VIN1, VIN2 to AVIN
−0.3 V to +0.3 V
PGND1, PGND2 to AGND
−0.3 V to +0.3 V
VIN3, VOUT1, VOUT2, FB1, FB2, FB3,
EN1, EN2, EN3, MODE to AGND
−0.3 V to (AVIN + 0.3 V)
VOUT3 to AGND
−0.3 V to (VIN3 + 0.3 V)
SW1 to PGND1
−0.3 V to (VIN1 + 0.3 V)
SW2 to PGND2
−0.3 V to (VIN2 + 0.3 V)
Storage Temperature Range
−65°C to +150°C
Operating Junction Temperature
Range
−40°C to +125°C
Soldering Conditions
JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
For detailed information on power dissipation, see the Power
Dissipation and Thermal Considerations section.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 6. Thermal Resistance
Package Type
θJA
θJC
Unit
24-Lead, 0.5 mm pitch LFCSP
35
3
°C/W
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com