MK50DX256CLL10 datasheet(21/79 Pages) FREESCALE

21 / 79 page

Table 10. General switching specifications (continued)

Symbol

Description

Min.

Max.

Unit

Notes

Port rise and fall time (low drive strength)

• Slew disabled

• 1.71 ≤ VDD ≤ 2.7V

• 2.7 ≤ VDD ≤ 3.6V

• Slew enabled

• 1.71 ≤ VDD ≤ 2.7V

• 2.7 ≤ VDD ≤ 3.6V

—

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or

may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be

recognized in that case.

2. The greater synchronous and asynchronous timing must be met.

3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and

VLLSx modes.

4. 75pF load

5. 15pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol

Description

Min.

Max.

Unit

Die junction temperature

–40

125

°C

Ambient temperature

–40

°C

5.4.2 Thermal attributes

Board type

Symbol

Description

100 LQFP

Unit

Notes

Single-layer (1s)

RθJA

Thermal

resistance, junction

to ambient (natural

convection)

°C/W

Four-layer (2s2p)

RθJA

Thermal

resistance, junction

to ambient (natural

convection)

°C/W

Table continues on the next page...

General

K50 Sub-Family Data Sheet, Rev. 1, 6/2012.

Freescale Semiconductor, Inc.

Preliminary

General Business Information

MK50DX256CLL10 Arkusz danych(PDF) 21 Page - Freescale Semiconductor, Inc

MK50DX256CLL10 Arkusz danych(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Arkusz danych Pobierz

Link URL