 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
ADS5294IPFPR Arkusz danych(PDF) 27 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5294IPFPR Arkusz danych(HTML) 27 Page - Texas Instruments |
|
|
27 / 67 page  POWER SUPPLY AVDD, LVDD RESET SEN t 1 t 2 t 3 ADS5294 www.ti.com SLAS776B – NOVEMBER 2011 – REVISED JULY 2012 RESET TIMING Typical values at 25°C, MIN and MAX values across the full temperature range TMIN = –40°C to TMAX = 85°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT t1 Power-on delay Delay from power up of AVDD and LVDD to RESET pulse active 1 ms t2 Reset pulse duration Pulse duration of active RESET signal 50 ns t3 Register write delay Delay from RESET disable to CSZ active 100 ns NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH. Figure 45. Reset Timing Diagram Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 27 Product Folder Link(s) :ADS5294 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
