Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ST7570 Arkusz danych(PDF) 6 Page - STMicroelectronics

Numer części ST7570
Szczegółowy opis  S-FSK power line networking system-on-chip
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7570 Arkusz danych(HTML) 6 Page - STMicroelectronics

Back Button ST7570 Datasheet HTML 2Page - STMicroelectronics ST7570 Datasheet HTML 3Page - STMicroelectronics ST7570 Datasheet HTML 4Page - STMicroelectronics ST7570 Datasheet HTML 5Page - STMicroelectronics ST7570 Datasheet HTML 6Page - STMicroelectronics ST7570 Datasheet HTML 7Page - STMicroelectronics ST7570 Datasheet HTML 8Page - STMicroelectronics ST7570 Datasheet HTML 9Page - STMicroelectronics ST7570 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
Pin connection
ST7570
6/26
Doc ID 17526 Rev 2
26
PA_OUT
Analog output
-
-
Power amplifier output
27
VDD_REG_1V8
Power
-
-
1.8 V digital supply / internal regulator output
Externally accessible for filtering purposes only
28
VDDIO
Power
-
-
3.3 V – 5 V I/O external supply
29
NC
-
-
-
Not used, leave floating
30
NC
-
-
-
Not used, leave floating
31
RESERVED6
-
-
-
Pull up to VDDIO
32
NC
-
-
-
Not used, leave floating
33
GND
Power
-
-
Digital ground
34
VDDIO
Power
-
-
3.3 V – 5 V I/O supply
35
VSSA
Power
-
-
Analog ground
36
PRESLOT
/ZC/TS/BIT
Digital output
High Z
Disabled
Configurable digital output:
- Slot synchronization (PRESLOT),
- Zero Crossing (ZC),
- Timeslot (TS),
- Bit synchronization (BIT),
- Transmission in progress (TXP),
- Reception in progress (RXP),
- Transmission or Reception in progress (TXRXP).
If not used, this pin can be left floating.
37
ZC_IN_D
Digital input
High Z
Disabled
Digital zero-crossing input.
Pull up to VDDIO if not used
38
T_REQ
Digital input
High Z
Disabled UART communication control line
39
BR1
Digital input
High Z
Disabled UART baud rate selection
(sampled after each reset event) see Table 3
40
BR0
Digital input
High Z
Disabled
41
RESERVED0
-
-
-
Connect to GND
42
RESERVED1
-
-
-
Pull up to VDDIO
43
RESERVED2
-
-
-
Pull up to VDDIO
44
RESERVED3
-
-
-
Pull up to VDDIO
45
GND
Power
-
-
Digital ground
46
VDD
Power
-
-
1.8 V digital supply.
Internally connected to VDD_REG_1V8
Externally accessible for filtering purposes only
47
RESERVED4
-
-
-
Connect to VDDIO
48
RESERVED5
-
-
-
Pull up to VDDIO
Table 2.
Pin description (continued)
Pin
Name
Type
Reset state Pull-up
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com