WM8940CGEFLSLASHV datasheet(23/91 Pages) WOLFSON

23 / 91 page

Production Data

WM8940

PD, Rev 4.3, November 2011

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 1

MICBEN

Microphone Bias Enable

0 = OFF (high impedance output)

1 = ON

Table 9 Microphone Bias Enable

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R44

Input Control

MBVSEL

Microphone Bias Voltage Control

0 = 0.9 * AVDD

1 = 0.65 * AVDD

Table 10 Microphone Bias Voltage Control

The internal MICBIAS circuitry is shown in Figure 9. Note that the maximum source current capability

for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the

MICBIAS current to 3mA.

Figure 9 Microphone Bias Schematic

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8940 uses a multi-bit, over sampled sigma-delta ADC channel. The use of multi-bit feedback

and high over sampling rates reduces the effects of jitter and high frequency noise. The ADC Full

Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0Vrms.

Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit over sampled data

from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital

filter path is illustrated in .

AGND

MBVSEL=0

MICBIAS

= 1.8 x VMID

= 0.9 X AVDD

VMID

internal

resistor

internal

resistor

MBVSEL=1

MICBIAS

= 1.3 x VMID

= 0.65 X AVDD

WM8940CGEFL/V Arkusz danych(PDF) 23 Page - Wolfson Microelectronics plc

WM8940CGEFL/V Arkusz danych(HTML) 23 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Arkusz danych Pobierz

Link URL