Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ACE24LC02 Arkusz danych(PDF) 7 Page - ACE Technology Co., LTD.

Numer części ACE24LC02
Szczegółowy opis  Two-wire Serial EEPROM
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ACE [ACE Technology Co., LTD.]
Strona internetowa  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE24LC02 Arkusz danych(HTML) 7 Page - ACE Technology Co., LTD.

Back Button ACE24LC02 Datasheet HTML 3Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 4Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 5Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 6Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 7Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 8Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 9Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 10Page - ACE Technology Co., LTD. ACE24LC02 Datasheet HTML 11Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 18 page
background image
ACE24LC02/04/08/16
Two-wire Serial EEPROM
VER 1.6
7
Stop Condition:
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command
will place the EEPROM in a standby power mode (refer to Figure 5).
Acknowledge:
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The
EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. The
happens during the ninth clock cycle. Following receipt each word from the EEPROM, the
microcontroller should send a zero to EEPROM and continue to output the next data word or send a
stop condition to finish the read cycle.
Standby Mode :
The ACE24LC02/04/08/16 features a low-power standby mode which is enabled: (a) upon power-up
and (b) after the receipt of the stop bit and the completion of any internal operations.
Device Reset :
After an interruption in protocol power loss or system reset, any two-wire part can be protocol reset by following
these steps:
1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high and then.
3. Create a start condition.
Bus Timing
Figure 2.SCL: Serial Clock, SDA: Serial Data I/O



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com