AD5220 datasheet(7/10 Pages) AD

7 / 10 page

AD5220

–7–

REV. 0

V+

DUT

VMS

V+ = VDD

1LSB = V+/128

Figure 27. Potentiometer Divider Nonlinearity Error Test

Circuit (INL, DNL)

NO CONNECT

DUT

VMS

Figure 28. Resistor Position Nonlinearity Error (Rheostat

Operation; R-INL, R-DNL)

VMS2

IW = VDD/RNOMINAL

DUT

VMS1

RW = [VMS1 – VMS2]/IW

Figure 29. Wiper Resistance Test Circuit

PSRR (dB) = 20 LOG

( ––––– )

PSS (%/%) = –––––––

VMS

VDD

VMS%

VDD%

V+ = VDD ± 10%

VDD

V+

VMS

Figure 30. Power Supply Sensitivity Test Circuit (PSS,

PSRR)

VIN

2.5V DC

OP279

+5V

VOUT

DUT

OFFSET

GND

Figure 31. Inverting Programmable Gain Test Circuit

VIN

2.5V

OP279

+5V

VOUT

DUT

OFFSET

GND

Figure 32. Noninverting Programmable Gain Test Circuit

2.5V

DUT

OFFSET

GND

VIN

OP42

+15V

VOUT

–15V

Figure 33. Gain vs. Frequency Test Circuit

ISW

0 TO VDD

RSW =

0.1V

ISW

CODE = ØØH

0.1V

DUT

Figure 34. Incremental ON Resistance Test Circuit

Parametric Test Circuits–

AD5220 Arkusz danych(PDF) 7 Page - Analog Devices

AD5220 Arkusz danych(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10

Arkusz danych Pobierz

Link URL