AD9051SLASHPCB datasheet(3/12 Pages) AD

3 / 12 page

–3–

REV. A

AD9051

Test

AD9051BRS

AD9051BRS-2V

Parameter

Temp

Level

Min

Typ

Max

Min

Typ

Max

Units

ENCODE INPUT

Logic “1” Voltage

Full

2.0

Logic “0” Voltage

Full

0.8

Logic “1” Current

Full

µA

Logic “0” Current

Full

µA

Input Capacitance

+25

°CV

7.5

Encode Pulsewidth High (t

EH)

+25

°CIV

7.5

Encode Pulsewidth Low (t

EL)

+25

°CIV

7.5

DIGITAL OUTPUTS

Logic “1” Voltage (5.0 V

DD)

Full

4.95

Logic “0” Voltage (5.0 V

DD)

Full

0.05

Logic “1” Voltage (3.0 V

DD)

Full

2.95

Logic “0” Voltage (3.0 V

DD)

Full

0.05

Output Coding

Offset Binary

POWER SUPPLY

D, VDD Supply Current

Full

Power Dissipation

Full

250

315

250

315

Power Supply Rejection Ratio

(PSRR)

+25

°CI

±2

±10

±7

±15

mV/V

NOTES

1Gain error and gain temperature coefficient are based on the ADC only (with a fixed +2.5 V external reference).

2Contact factory or authorized sales agent for information concerning the availability of expanded input voltage range devices.

33 dB bandwidth with full-power input signal.

4Minimum conversion rate at which all data sheet specifications remain stable.

V and tPD are measured from the threshold crossing of the ENCODE input to valid TTL levels 0.5 V and 2.4 V of the digital outputs with V DD = 3.0 V. The output

ac load during test is 5 pF.

6SNR/harmonics tested with an analog input voltage of –0.5 dBfs. All tests performed at 60 MSPS.

7Contact factory or authorized sales agent for information concerning the availability of alternative output coding and input range devices.

8Power dissipation is measured under the following conditions: analog input = –FS at 60 MSPS ENCODE.

9A change in input offset voltage with respect to a change in V

Specifications subject to change without notice.

AD9051/PCB Arkusz danych(PDF) 3 Page - Analog Devices

AD9051/PCB Arkusz danych(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Arkusz danych Pobierz

Link URL