AD9054ASLASHPCB datasheet(5/19 Pages) AD

5 / 19 page

AD9054A

–5–

REV. B

AIN

D7–D0

ENCODE

SAMPLE N–1

SAMPLE N

SAMPLE N+3

SAMPLE N+4

SAMPLE N+2

SAMPLE N+1

tEH

tEL

1/fS

tPD

DATA N

DATA N–1

DATA N–2

DATA N–3

DATA N–4

DATA N–5

Figure 1. Timing—Single Channel Mode

PIN FUNCTION DESCRIPTIONS

Pin Number

Name

Function

ENCODE

Encode Clock for ADC (ADC

Samples on Rising Edge of

ENCODE).

ENCODE

Encode Clock Complement

(ADC Samples on Falling Edge

ENCODE).

3, 5, 15, 18, 28,

VDD

Power Supply (+5 V).

30, 31, 36, 41

4, 6, 16, 17, 27,

GND

Ground.

29, 32, 35, 37, 40

14–7

DA0–DA7

Digital Outputs of ADC Channel

A. DA7 is the MSB, DA0 the LSB.

19–26

DB0–DB7

Digital Outputs of ADC Channel

B. DB7 is the MSB, DB0 the LSB.

VREF OUT

Internal Reference Output

(+2.5 V typical); Bypass with

0.1

µF to Ground.

VREF IN

Reference Input for ADC (+2.5 V

typical,

±4%).

AIN

Analog Input—Complement.

Connect to input signal midscale

reference.

AIN

Analog Input—True.

DEMUX

Format Select. LOW = Dual.

Channel Mode, HIGH = Single.

Channel Mode (Channel A Only).

Data Sync Complement.

Data Sync—Aligns output chan-

nels in Dual-Channel Mode.

PIN CONFIGURATION

PIN 1

IDENTIFIER

TOP VIEW

(PINS DOWN)

DB1

DB2

DB3

GND

DA2

DA1

DA0 (LSB)

VDD

GND

VDD

DB0 (LSB)

DEMUX

VDD

GND

AIN

GND

VDD

GND

VREF IN

AD9054A

AD9054A/PCB Arkusz danych(PDF) 5 Page - Analog Devices

AD9054A/PCB Arkusz danych(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Arkusz danych Pobierz

Link URL