Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

SAMA5D3 Arkusz danych(PDF) 6 Page - ATMEL Corporation

Numer części SAMA5D3
Szczegółowy opis  The Atmel SAMA5D3 series is a high-performance, power-efficient embedded MPU based on the ARM짰 Cortex??A5 processor, achieving 536 MHz with power consumption levels below 0.5 mW in low-power mode.
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ATMEL [ATMEL Corporation]
Strona internetowa  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

SAMA5D3 Arkusz danych(HTML) 6 Page - ATMEL Corporation

Back Button SAMA5D3 Datasheet HTML 2Page - ATMEL Corporation SAMA5D3 Datasheet HTML 3Page - ATMEL Corporation SAMA5D3 Datasheet HTML 4Page - ATMEL Corporation SAMA5D3 Datasheet HTML 5Page - ATMEL Corporation SAMA5D3 Datasheet HTML 6Page - ATMEL Corporation SAMA5D3 Datasheet HTML 7Page - ATMEL Corporation SAMA5D3 Datasheet HTML 8Page - ATMEL Corporation SAMA5D3 Datasheet HTML 9Page - ATMEL Corporation SAMA5D3 Datasheet HTML 10Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 22 page
background image
6
SAMA5D3 Series [SUMMARY DATASHEET]
11121AS–ATARM–31-Jan-13
External Bus Interface - EBI
D0 - D15
Data Bus
I/O
A0 - A25
Address Bus
Output
NWAIT
External Wait Signal
Input
Low
Static Memory Controller - HSMC
NCS0 - NCS3
Chip Select Lines
Output
Low
NWR0 - NWR1
Write Signal
Output
Low
NRD
Read Signal
Output
Low
NWE
Write Enable
Output
Low
NBS0 - NBS1
Byte Mask Signal
Output
Low
NANDOE
NAND Flash Output Enable
Output
Low
NANDWE
NAND Flash Write Enable
Output
Low
DDR2/LPDDR Controller
DDR_VREF
Reference Voltage
Input
DDR_CALP
Positive Calibration Reference
Input
DDR_CALN
Negative Calibration Reference
Input
DDR_CK,
DDR_CKN
DDR2 differential clock
Output
DDR_CKE
DDR2 Clock Enable
Output
High
DDR_CS
DDR2 Controller Chip Select
Output
Low
DDR_BA[2..0]
Bank Select
Output
Low
DDR_WE
DDR2 Write Enable
Output
Low
DDR_RAS,
DDR_CAS
Row and Column Signal
Output
Low
DDR_A[13..0]
DDR2 Address Bus
Output
DDR_D[31..0]
DDR2 Data Bus
I/O/-PD
DQS[3..0]
Differential Data Strobe
I/O- PD
DQSN[3..0]
DQSN must be connected to DDR_VREF for
DDR2 memories
I/O- PD
DQM[3..0]
Write Data Mask
Output
High Speed Multimedia Card Interface - HSMCI0-2
MCI0_CK,
MCI1_CK, MCI2_CK
Multimedia Card Clock
I/O
MCI0_CDA,MCI1_C
DA, MCI2_CDA
Multimedia Card Command
I/O
MCI0_DA[7..0]
Multimedia Card 0 Data
I/O
MCI1_DA[3..0]
Multimedia Card 1 Data
I/O
MCI2_DA[3..0)
Multimedia Card 2 Data
I/O
Table 3-1.
Signal Description List (Continued)
Signal Name
Function
Type
Active
Level
Frequency
(MHz)
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com