Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADE7763ARSZRL Arkusz danych(PDF) 54 Page - Analog Devices

Numer części ADE7763ARSZRL
Szczegółowy opis  Single-Phase Active and Apparent Energy Metering IC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADE7763ARSZRL Arkusz danych(HTML) 54 Page - Analog Devices

Back Button ADE7763ARSZRL Datasheet HTML 48Page - Analog Devices ADE7763ARSZRL Datasheet HTML 49Page - Analog Devices ADE7763ARSZRL Datasheet HTML 50Page - Analog Devices ADE7763ARSZRL Datasheet HTML 51Page - Analog Devices ADE7763ARSZRL Datasheet HTML 52Page - Analog Devices ADE7763ARSZRL Datasheet HTML 53Page - Analog Devices ADE7763ARSZRL Datasheet HTML 54Page - Analog Devices ADE7763ARSZRL Datasheet HTML 55Page - Analog Devices ADE7763ARSZRL Datasheet HTML 56Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 54 / 56 page
background image
ADE7763
Data Sheet
Rev. C | Page 54 of 56
CH1OS REGISTER (0x0D)
The CH1OS register is an 8-bit, read/write enabled register. The MSB of this register is used to switch the digital integrator on and off in
Channel 1, and Bits 0 to 5 indicate the amount of offset correction in Channel 1. Table 13 summarizes the function of this register.
Table 13. CH1OS Register
Bit
Location
Bit
Mnemonic
Description
0 to 5
OFFSET
The 6 LSBs of the CH1OS register control the amount of dc offset correction in the Channel 1 ADC. The 6-bit
offset correction is sign and magnitude coded. Bits 0 to 4 indicate the magnitude of the offset correction.
Bit 5 shows the sign of the offset correction. A 0 in Bit 5 means the offset correction is positive, and a 1
indicates the offset correction is negative.
6
Not Used
This bit is not used.
7
INTEGRATOR
This bit is used to activate the digital integrator on Channel 1. The digital integrator is switched on by setting
this bit. This bit is set to 0 by default.
DIGITAL INTEGRATOR SELECTION
1 = ENABLE
0 = DISABLE
NOT USED
0
0
0
0
0
0
0
0
7
6
5
4
3
2
1
0
ADDR: 0x0D
SIGN AND MAGNITUDE CODED
OFFSET CORRECTION BITS
Figure 88. Channel 1 Offset Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com