A32100DX datasheet(35/98 Pages) ACTEL

35 / 98 page

Hi R e l F P GA s

A1 28 0XL Ti m i ng Cha r act e r i s t i cs (continued)

(W or s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)

‘–1’ Speed

‘Std’ Speed

Parameter

Description

Min.

Max.

Min.

Max.

Units

TTL Output Module Timing1

tDLH

Data to Pad High

5.3

6.2

tDHL

Data to Pad Low

5.7

6.6

tENZH

Enable Pad Z to High

5.3

6.2

tENZL

Enable Pad Z to Low

5.8

6.8

tENHZ

Enable Pad High to Z

7.5

8.9

tENLZ

Enable Pad Low to Z

7.5

8.9

tGLH

G to Pad High

5.9

6.9

tGHL

G to Pad Low

6.6

7.8

dTLH

Delta Low to High

0.05

0.06

ns/pF

dTHL

Delta High to Low

0.05

0.09

ns/pF

CMOS Output Module Timing1

tDLH

Data to Pad High

6.6

7.9

tDHL

Data to Pad Low

4.7

5.5

tENZH

Enable Pad Z to High

5.3

6.2

tENZL

Enable Pad Z to Low

5.8

6.8

tENHZ

Enable Pad High to Z

7.5

8.9

tENLZ

Enable Pad Low to Z

7.5

8.9

tGLH

G to Pad High

5.9

6.9

tGHL

G to Pad Low

6.6

7.8

dTLH

Delta Low to High

0.07

0.09

ns/pF

dTHL

Delta High to Low

0.06

0.09

ns/pF

Notes:

Delays based on 50 pF loading.

SSO information can be found in the Simultaneously Switching Output Limits for Actel FPGAs application note at

http://www.actel.com/appnotes.

A32100DX Arkusz danych(PDF) 35 Page - Actel Corporation

A32100DX Arkusz danych(HTML) 35 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Arkusz danych Pobierz

Link URL