Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

SN74LVC841APWR Arkusz danych(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Numer części SN74LVC841APWR
Szczegółowy opis  10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

SN74LVC841APWR Arkusz danych(HTML) 2 Page - Texas Instruments

  SN74LVC841APWR Datasheet HTML 1Page - Texas Instruments SN74LVC841APWR Datasheet HTML 2Page - Texas Instruments SN74LVC841APWR Datasheet HTML 3Page - Texas Instruments SN74LVC841APWR Datasheet HTML 4Page - Texas Instruments SN74LVC841APWR Datasheet HTML 5Page - Texas Instruments SN74LVC841APWR Datasheet HTML 6Page - Texas Instruments SN74LVC841APWR Datasheet HTML 7Page - Texas Instruments SN74LVC841APWR Datasheet HTML 8Page - Texas Instruments SN74LVC841APWR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 17 page
background image
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
OE
To Nine Other Channels
1
13
2
23
LE
1D
C1
1D
1Q
SN74LVC841A
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS
SCAS307J – MARCH 1993 – REVISED FEBRUARY 2005
OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can
be entered while the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators
in a mixed 3.3-V/5-V system environment.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
FUNCTION TABLE
INPUTS
OUTPUT
Q
OE
LE
D
L
H
H
H
L
H
L
L
L
L
X
Q0
H
X
X
Z
LOGIC DIAGRAM (POSITIVE LOGIC)
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com