Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

AD5545 Arkusz danych(PDF) 12 Page - Analog Devices

Numer części AD5545
Szczegółowy opis  8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic Interface)
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD5545 Arkusz danych(HTML) 12 Page - Analog Devices

Back Button AD5545 Datasheet HTML 8Page - Analog Devices AD5545 Datasheet HTML 9Page - Analog Devices AD5545 Datasheet HTML 10Page - Analog Devices AD5545 Datasheet HTML 11Page - Analog Devices AD5545 Datasheet HTML 12Page - Analog Devices AD5545 Datasheet HTML 13Page - Analog Devices AD5545 Datasheet HTML 14Page - Analog Devices AD5545 Datasheet HTML 15Page - Analog Devices AD5545 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 20 page
background image
DAC08
Rev. C | Page 12 of 20
EO
*OR ADR01
4
2
6
5
10k
Ω
+15V –15V
–15V
+15V
5.0k
Ω
15V
MSB
B1 B2 B3 B4 B5 B6 B7
LSB
B8
5.000k
Ω
5.0k
Ω
POS. FULL RANGE
ZERO SCALE
NEG. FULL SCALE +1LSB
NEG. FULL SCALE
B1
1
1
0
0
B2
1
0
0
0
B3
1
0
0
0
B4
1
0
0
0
B5
1
1
0
0
B6
1
0
0
0
B7
1
0
0
0
B8
1
0
1
0
EO
+4.960
0.000
–4.960
–5.000
10V
REF01*
VO
–V
4
2
IO
IO
V+
CC
VLC
AD8671
Figure 29. Offset Binary Operation
IO
RL
IO
EO
0 TO –IFR × RL
IFR =
IREF
255
256
4
2
AD8671
FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC).
CONNECT INVERTING INPUT OF OP AMP TO IO (PIN 2): CONNECT IO (PIN 4)
TO GROUND.
Figure 30. Positive Low Impedance Output Operation
IO
RL
IO
EO
0 TO –IFR × RL
IFR =
IREF
255
256
4
2
AD8671
FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC).
CONNECT NONINVERTING INPUT OF OP AMP TO IO (PIN 2): CONNECT IO (PIN 4)
TO GROUND.
Figure 31. Negative Low Impedance Output Operation
1
TTL, DTL,
VTH =1.4V
15V
9.1k
Ω
6.2k
Ω
0.1
µF
VLC
13k
Ω
39k
Ω
ECL
"A"
3k
Ω
TO PIN 1
VLC
6.2k
Ω
–5.2V
20k
Ω
20k
Ω
V+
"A"
3k
Ω
TO PIN 1
VLC
R3
400
µA
CMOS, HTL, NMOS
TEMPERATURE COMPENSATING VLC CIRCUITS
VTH = VLC 1.4V
15V CMOS
VTH = 7.6V
VLC
2N3904
2N3904
2N3904
2N3904
Figure 32. Interfacing with Various Logic Families



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com