Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADP2323ACPZ-R7 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części ADP2323ACPZ-R7
Szczegółowy opis  Dual 3 A, 20 V Synchronous Step-Down Regulator with Integrated High-Side MOSFET
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADP2323ACPZ-R7 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button ADP2323ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP2323ACPZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
ADP2323
Data Sheet
Rev. A | Page 6 of 32
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Rating
PVIN1, PVIN2, EN1, EN2
−0.3 V to +22 V
SW1, SW2
−1 V to +22 V
BST1, BST2
V
SW + 6 V
FB1, FB2, SS1, SS2,COMP1, COMP2,
PGOOD1, PGOOD2, TRK1, TRK2, SCFG,
SYNC, RT, MODE
−0.3 V to +6 V
INTVCC, VDRV, DL1, DL2
−0.3 V to +6 V
PGND to GND
−0.3 V to +0.3 V
Temperature Range
Operating (Junction)
−40°C to +125°C
Storage
−65°C to +150°C
Soldering Conditions
JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Boundary Condition
θJA is measured using natural convection on a JEDEC 4-layer
board, and the exposed pad is soldered to the printed circuit
board (PCB) with thermal vias.
Table 3. Thermal Resistance
Package Type
θ
JA
Unit
32-Lead LFCSP_WQ
32.7
°C/W
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com