| Zakładka z wyszukiwarką danych komponentów |
|
ST8024LCTR Arkusz danych(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST8024LCTR Arkusz danych(HTML) 16 Page - STMicroelectronics |
|
16 / 35 page ![]() Electrical characteristics ST8024L 16/35 Doc ID 17709 Rev 5 Table 17. Card presence inputs (pins PRES and PRES) Symbol Parameter(1) Test conditions Min. Typ. Max. Unit VIL Low level input voltage -0.3 - 0.3 VDD V VIH High level input voltage 0.7 VDD -VDD +0.3 V |ILIH| High level input leakage current VIH = VDD -5 µA |ILIL| Low level input leakage current VIL = 0 - 5 µA 1. VDD = 3.3 V, VDDP = 5 V, fXTAL = 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C Pin PRES is active low; pin PRES is active high, see Figure 8 and Figure 9; PRES has an integrated 1.25 µA current source to GND. (PRES to VDD); the card is considered present if at least one of the inputs PRES or PRES is active. Table 18. Interrupt output (pin OFF NMOS drain with integrated 20 k Ω pull-up resistor to VDD) Symbol Parameter(1) Test conditions Min. Typ. Max. Unit VOL Low level output voltage IOL = 2 mA 0 0.3 V VOH High level output voltage IOH = –15 µA 0.75 VDD V RPU Integrated pull-up resistor 20 k Ω pull-up resistor to VDD 16 20 24 k Ω 1. VDD = 3.3 V, VDDP = 5 V, fXTAL = 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C. Table 19. Protection and limitation Symbol Parameter(1) Test conditions Min. Typ. Max. Unit |ICC(SD)| Shutdown and limitation current pin VCC 90 120 mA II/O(lim) Limitation current pins I/O, AUX1 and AUX2 –15 15 mA ICLK(lim) Limitation current pin CLK –70 70 mA IRST(lim) Limitation current pin RST –20 20 mA TSD Shutdown temperature 150 °C 1. VDD = 3.3 V, VDDP = 5 V, fXTAL = 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C. Table 20. Timing Symbol Parameter(1) Test conditions Min. Typ. Max. Unit tACT Activation time For VCC = 5 V (See Figure 5) 50 220 µs tDE Deactivation time (See Figure 7)50 80 100 µs t3 Start of the window for sending CLK to card (See Figure 6)130 µs t5 End of the window for sending CLK to card (See Figure 6) 140 µs tdebounce Debounce time pins PRES and PRES (See Figure 8)5 8 11 ms 1. VDD = 3.3 V, VDDP = 5 V, fXTAL = 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C. |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |