www.ams.com/AS5311

Revision 1.12

16 - 29

AS5311

Datasheet - D e t a il e d D es c r i pt io n

Figure 8. PWM Output Signal

7.7 3.3V / 5V Operation

The AS5311 operates either at 3.3V ±10% or at 5V ±10%. This is made possible by an internal 3.3V Low-Dropout (LDO) Voltage regulator. The

internal supply voltage is always taken from the output of the LDO, meaning that the internal blocks are always operating at 3.3V.

For 3.3V operation, the LDO must be bypassed by connecting VDD3V3 with VDD5V (see Figure 9).

For 5V operation, the 5V supply is connected to pin VDD5V, while VDD3V3 (LDO output) must be buffered by a 2.2...10µF capacitor, which is

supposed to be placed close to the supply pin.

The VDD3V3 output is intended for internal use only. It must not be loaded with an external load.

The output voltage of the digital interface I/O’s corresponds to the voltage at pin VDD5V, as the I/O buffers are supplied from this pin.

A buffer capacitor of 100nF is recommended in both cases close to pin VDD5V. Note that pin VDD3V3 must always be buffered by a capacitor. It

must not be left floating, as this may cause an instable internal 3.3V supply voltage which may lead to larger than normal jitter of the measured

angle.

Position

1999.5µm

(Pos 4095)

0µm

(Pos 0)

1µs

4098 µs

4097 µs