74LVC86APW datasheet(7/15 Pages) ETC2

7 / 15 page

74LVC86A_5

Product data sheet

Rev. 05.00 — 15 May 2006

7 of 15

Philips Semiconductors

74LVC86A

Quad 2-input EXCLUSIVE-OR gate

[1]

Typical values are measured at Tamb =25 °C and VCC = 1.8 V, 2.5 V, 2.7 V, and 3.3 V respectively.

[2]

Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[3]

CPD is used to determine the dynamic power dissipation (PD in µW).

PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:

fi = input frequency in MHz,

fo = output frequency in MHz,

CL = output load capacitance in pF,

VCC = supply voltage in Volts,

N = number of inputs switching,

Σ(CL × VCC2 × fo) = sum of the outputs.

11. AC waveforms

Tamb = 25 °C

CPD

power dissipation capacitance

per gate.

VI = GND to VCC

[3]

VCC = 1.65 V to 1.95 V

VCC = 2.3 V to 2.7 V

VCC = 3.0 V to 3.6 V

Table 7:

Dynamic characteristics …continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol

Parameter

Conditions

Min

Typ[1]

Max

Unit

VM =1.5 V atVCC ≥ 2.7 V;

VM =0.5 × VCC at VCC <2.7 V;

VOL and VOH are typical output voltage drops that occur with the output load.

Fig 6.

The inputs nA and nB to output nY propagation delay

mna224

nA, nB input

nY output

tPLH

tPHL

GND

VOH

VOL

74LVC86APW Arkusz danych(PDF) 7 Page - List of Unclassifed Manufacturers

74LVC86APW Arkusz danych(HTML) 7 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Arkusz danych Pobierz

Link URL