Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ICS8545I Arkusz danych(PDF) 6 Page - Integrated Device Technology

Numer części ICS8545I
Szczegółowy opis  LOW SKEW, 1-TO-4 LVCMOS/LVTTL-TO-LVDS FANOUT BUFFER
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8545I Arkusz danych(HTML) 6 Page - Integrated Device Technology

Back Button ICS8545I Datasheet HTML 2Page - Integrated Device Technology ICS8545I Datasheet HTML 3Page - Integrated Device Technology ICS8545I Datasheet HTML 4Page - Integrated Device Technology ICS8545I Datasheet HTML 5Page - Integrated Device Technology ICS8545I Datasheet HTML 6Page - Integrated Device Technology ICS8545I Datasheet HTML 7Page - Integrated Device Technology ICS8545I Datasheet HTML 8Page - Integrated Device Technology ICS8545I Datasheet HTML 9Page - Integrated Device Technology ICS8545I Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 15 page
background image
ICS8545I
LOW SKEW, 1-TO-4, LVCMOS/LVTTL-TO-LVDS FANOUT BUFFER
IDT™ / ICS™ LVDS FANOUT BUFFER
6
ICS8545BGI REV. B MARCH 02, 2009
Additive Phase Jitter
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz band
to the power in the fundamental. When the required offset is
specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The device
meets the noise floor of what is shown, but can actually be lower.
The phase noise is dependant on the input source and
measurement equipment.
Offset Frequency (Hz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com