STGIPL20K60 datasheet(4/24 Pages) STMICROELECTRONICS

4 / 24 page

Internal schematic diagram and pin configuration

STGIPL20K60

4/24

DocID018946 Rev 3

Table 2. Pin description

Symbol

Description

1OUT

High side reference output for U phase

boot U

Bootstrap voltage for U phase

3LIN

Low side logic input for U phase

4HIN

High side logic input for U phase

5OP-

Op amp inverting input for U phase

6OP

OUT U

Op amp output for U phase

7OP+

Op amp non inverting input for U phase

8CIN

Comparator input for U phase

9OUT

High side reference output for V phase

boot V

Bootstrap voltage for V phase

LIN

Low side logic input for V phase

HIN

High side logic input for V phase

OP-

Op amp inverting input for V phase

OUT V

Op amp output for V phase

OP+

Op amp non inverting input for V phase

CIN

Comparator input for V phase

OUT

High side reference output for W phase

boot W

Bootstrap voltage for W phase

LIN

Low side logic input for W phase

HIN

High side logic input for W phase

OP-

Op amp inverting input for W phase

OUT W

Op amp output for W phase

OP+

Op amp non inverting input for W phase

CIN

Comparator input for W phase

Low voltage power supply

SD / OD

Shutdown logic input (active low) / open drain (comparator output)

GND

Ground

NTC thermistor terminal 2

NTC thermistor terminal 1

Negative DC input for W phase

W phase output

Positive DC input

Negative DC input for V phase

V phase output

STGIPL20K60 Arkusz danych(PDF) 4 Page - STMicroelectronics

STGIPL20K60 Arkusz danych(HTML) 4 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Arkusz danych Pobierz

Link URL