Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ICS9159-13 Arkusz danych(PDF) 4 Page - Integrated Circuit Systems

Numer części ICS9159-13
Szczegółowy opis  Frequency Generator and Integrated Buffer for PENTIUM
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ICST [Integrated Circuit Systems]
Strona internetowa  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS9159-13 Arkusz danych(HTML) 4 Page - Integrated Circuit Systems

  ICS9159-13 Datasheet HTML 1Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 2Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 3Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 4Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 5Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 6Page - Integrated Circuit Systems ICS9159-13 Datasheet HTML 7Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 4 / 7 page
background image
4
ICS9159-13
Electrical Characteristics at 3.3V
VDD = 3.1 – 3.7 V, TA = 0 – 70
°C
Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.
AC Characteristics
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Rise Time1
Tr1
20pF load, 0.8 to 2.0V PCLK & BCLK
-
0.9
1.5
ns
Fall Time
1
Tf1
20pF load, 2.0 to 0.8V PCLK & BCLK
-
0.8
1.4
ns
Rise Time
1
Tr2
20pF load, 20% to 80% PCLK & BCLK
-
1.5
2.5
ns
Fall Time1
Tf2
20pF load, 80% to 20% PCLK & BCLK
-
1.4
2.4
ns
Duty Cycle1
Dt
20pF load @ VOUT=1.4V
45
50
55
%
Jitter, One Sigma
1
Tj1s1
PCLK & BCLK Clocks;
Load=20pF, FOUT>25 MHz
-
50
150
ps
Jitter, Absolute
1
Tjab1
PCLK & BCLK Clocks;
Load=20pF, FOUT>25 MHz
-250
-
250
ps
Jitter, One Sigma
1
Tj1s2
REF CLK; Load=20pF
-
1
3
%
Jitter, Absolute
1
Tjab2
REF CLK; Load=20pF
-5
2
5
%
Input Frequency
1
Fi
12.0
14.318
16.0
MHz
Logic Input Capacitance
1
CIN
Logic input pins
-
5
-
pF
Crystal Oscillator Capacitance
1
CINX
X1, X2 pins
-
18
-
pF
Power-on Time1
ton
From VDD=1.6V to 1 st crossing of 66.5 MHz
VDD supply ramp < 40ms
-2.5
4.5
ms
Frequency Settling Time
1
ts
From 1st crossing of acquisition to <
1% settling
-2.0
4.0
ms
Clock Skew Window
1
Tsk1
PCLK to PCLK; Load=20pF; @1.4V
-
150
250
ps
Clock Skew Window
1
Tsk2
BCLK to BCLK; Load=20pF; @1.4V
-
300
500
ps
Clock Skew Window
1
Tsk3
PCLK to BCLK; Load=20pF; @1.4V
-
400
600
ps



Html Pages

1 2 3 4 5 6 7


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com