Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

IDT7132LA55FI Arkusz danych(PDF) 12 Page - Integrated Device Technology

Numer części IDT7132LA55FI
Szczegółowy opis  HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7132LA55FI Arkusz danych(HTML) 12 Page - Integrated Device Technology

Back Button IDT7132LA55FI Datasheet HTML 8Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 9Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 10Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 11Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 12Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 13Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 14Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 15Page - Integrated Device Technology IDT7132LA55FI Datasheet HTML 16Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 12 / 16 page
background image
12
IDT7132SA/LA and IDT 7142SA/LA
High Speed 2K x 8 Dual Port Static RAM
Military, Industrial and Commercial Temperature Ranges
Timing Waveform of Write with BUSY(4)
NOTES:
1. tWH must be met for both BUSY Input (IDT7142, slave) or Output (IDT7132, master).
2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
3. tWB applies only to the slave version (IDT7142).
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".
Timing Waveform of Write with Port-to-Port Read and BUSY(2,3,4)
BUSY"B"
2692 drw 12
R/
W"A"
tWP
tWH
(1)
tWB
R/
W"B"
(2)
(3)
,
tWC
tWP
tDW
tDH
tBDD
tDDD
tBDA
tWDD
ADDR"B"
DATAOUT"B"
DATAIN"A"
ADDR"A"
MATCH
VALID
MATCH
VALID
R/
W"A"
BUSY"B"
tAPS
(1)
2692 drw 11
tBAA
NOTES:
1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT7142).
2. CEL = CER = VIL
3. OE = VIL for the reading port.
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com