Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LTC1257CS8 Arkusz danych(PDF) 3 Page - Linear Technology

Numer części LTC1257CS8
Szczegółowy opis  Complete Single Supply 12-Bit Voltage Output DAC in SO-8
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  LINER [Linear Technology]
Strona internetowa  http://www.linear.com
Logo LINER - Linear Technology

LTC1257CS8 Arkusz danych(HTML) 3 Page - Linear Technology

  LTC1257CS8 Datasheet HTML 1Page - Linear Technology LTC1257CS8 Datasheet HTML 2Page - Linear Technology LTC1257CS8 Datasheet HTML 3Page - Linear Technology LTC1257CS8 Datasheet HTML 4Page - Linear Technology LTC1257CS8 Datasheet HTML 5Page - Linear Technology LTC1257CS8 Datasheet HTML 6Page - Linear Technology LTC1257CS8 Datasheet HTML 7Page - Linear Technology LTC1257CS8 Datasheet HTML 8Page - Linear Technology LTC1257CS8 Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
3
LTC1257
VCC = 4.75V to 15.75V, internal or external reference
(2.475V
≤ VREF ≤ VCC – 2.7V), IOUT ≤ 2mA, TA = TMIN to TMAX, unless otherwise noted.
ELECTRICAL C
C
HARA TERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Power Supply
VCC
Positive Supply Voltage
For Specified Performance
q
4.75
15.75
V
ICC
Supply Current
4.75V
≤ VCC ≤ 5.25V
q
350
600
µA
4.75V
≤ VCC ≤ 15.75V
q
800
1500
µA
Op Amp DC Performance
Short-Circuit Current Low
VOUT Shorted to GND
q
60
mA
Short-Circuit Current High
VOUT Shorted to VCC
q
60
mA
Output Impedance to GND
Input Code = 0
q
150
400
AC Performance
Voltage Output Slew Rate
5k
Ω in Parallel with 100pF
q
1.0
V/
µs
Voltage Output Settling Time
To
±1/2LSB, 5kΩ in Parallel with 100pF
q
6
µs
Digital Feedthrough
(Notes 1,2)
50
nV/s
Digital I/O
VIH
Digital Input High Voltage
q
2.4
V
VIL
Digital Input Low Voltage
q
0.8
V
VOH
Digital Output High Voltage
IOUT = –1mA, DOUT Only
q
VCC – 1
V
VOL
Digital Output Low Voltage
IOUT = 1mA, DOUT Only
q
0.4
V
ILEAK
Digital Input Leakage
VIN = GND to VCC
q
±10
µA
CIN
Digital Input Capacitance
(Note 1)
q
10
pF
Switching (Note 1)
t1
DIN Valid to CLK Setup
q
100
ns
t2
DIN Valid to CLK Hold
q
25
ns
t3
CLK High Time
q
350
ns
t4
CLK Low Time
q
350
ns
t5
LOAD Pulse Width
q
150
ns
t6
LSB CLK to LOAD
q
0ns
t7
LOAD High to CLK
q
0ns
t8
DOUT Output Delay
CLOAD = 15pF
q
35
150
ns
fCLK
Maximum Clock Frequency
1.4
MHz
The q denotes specifications which apply over the full operating
temperature range.
Note 1: Guaranteed by design; not subject to test.
Note 2: DAC switched from all 1s to all 0s, and all 0s to all 1s code.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com