Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LTC1647-1CS8 Arkusz danych(PDF) 7 Page - Linear Technology

Numer części LTC1647-1CS8
Szczegółowy opis  Dual Hot Swap Controllers
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  LINER [Linear Technology]
Strona internetowa  http://www.linear.com
Logo LINER - Linear Technology

LTC1647-1CS8 Arkusz danych(HTML) 7 Page - Linear Technology

Back Button LTC1647-1CS8 Datasheet HTML 3Page - Linear Technology LTC1647-1CS8 Datasheet HTML 4Page - Linear Technology LTC1647-1CS8 Datasheet HTML 5Page - Linear Technology LTC1647-1CS8 Datasheet HTML 6Page - Linear Technology LTC1647-1CS8 Datasheet HTML 7Page - Linear Technology LTC1647-1CS8 Datasheet HTML 8Page - Linear Technology LTC1647-1CS8 Datasheet HTML 9Page - Linear Technology LTC1647-1CS8 Datasheet HTML 10Page - Linear Technology LTC1647-1CS8 Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
LTC1647-1/LTC1647-2/LTC1647-3
7
VCC1 (LTC1647-3): Channel 1 Positive Supply Input. The
supply range for normal operation is 2.7V to 16.5V. The
supply current, ICC1, is typically 1mA. Channel 1’s under-
voltage lockout (UVLO) circuit disables GATE 1 until the
supply voltage at VCC1 is greater than VLKO (typically
2.47V). GATE 1 is held at ground potential until UVLO
deactivates. If ON1 is high and VCC1 is above the UVLO
threshold voltage, GATE 1 is pulled high by a 10
µA current
source. If VCC1 falls below (VLKO – VLKH), GATE 1 is pulled
immediately to ground. The internal reference and the
common charge pump are powered from the higher of the
two VCC inputs, VCC1 or VCC2.
VCC2 (LTC1647-3): Channel 2 Positive Supply Input. See
VCC1 for functional description.
VCC:TheCommonPositiveSupplyInputfortheLTC1647-1
and the LTC1647-2. VCC1 and VCC2 are internally con-
nected together.
GND: Chip Ground.
ON1: Channel 1 ON Input. The threshold at the ON1 pin is
set at 1.28V with 70mV hysteresis. If UVLO and the circuit
breaker of channel 1 are inactive, a logic high at ON1
enables the 10
µA charge pump current source, pulling the
GATE 1 pin above VCC1. If the ON1 pin is pulled low, the
GATE 1 pin is pulled to ground by a 50
µA current sink.
ON1 resets channel 1’s electronic circuit breaker by pull-
ing ON1 low for greater than one tRESET period (50µs). A
low-to-high transition at ON1 restarts a normal GATE 1
pull-up sequence.
ON2: Channel 2 ON Input. See ON1 for functional descrip-
tion.
FAULT 1: Channel 1 Open-Drain Fault Status Output.
FAULT 1 pin pulls low after 0.3
µs (tFAULT) if the circuit
breaker measures greater than 50mV across the sense
resistor connected between VCC1 and SENSE 1. If FAULT 1
pulls low, GATE 1 also pulls low. FAULT 1 remains low until
ON1 is pulled low for at least one tRESET period.
FAULT 2: Channel 2 Open-Drain Fault Status Output. See
FAULT 1 for functional description.
SENSE 1: Channel 1 Circuit Breaker Current Sense Input.
Load current is monitored by a sense resistor connected
between VCC1 and SENSE 1. The circuit breaker trips if the
voltage across the sense resistor exceeds 50mV (VCB). To
disable the circuit breaker, connect SENSE 1 to VCC1. In
order to obtain optimum performance, use Kelvin-sense
connections between the VCC and SENSE pins to the
current sense resistor.
SENSE 2: Channel 2 Circuit Breaker Current Sense Input.
See SENSE 1 for functional description.
GATE 1: Channel 1 N-Channel MOSFET Gate Drive Output.
An internal charge pump guarantees at least 10V of gate
drive from a 5V supply. Two Zener clamps are incorpo-
rated at the GATE 1 pin; one Zener clamps GATE 1
approximately 15V above VCC and the second Zener
clamps GATE 1 appoximately 28V above GND. The rise
time at GATE 1 is set by an external capacitor connected
between GATE 1 and GND and an internal 10
µA current
source provided by the charge pump. The fall time at GATE
1 is set by the 50
µA current sink if ON1 is pulled low. If the
circuit breaker is tripped or the supply voltage hits the
UVLO threshold, a 50mA current sink rapidly pulls GATE 1
low.
GATE 2: Channel 2 N-Channel MOSFET Gate Drive Output.
See GATE 1 for functional description.
NC: No Connection.
PI FU CTIO S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com