Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ICS8543I Arkusz danych(PDF) 6 Page - Integrated Device Technology

Numer części ICS8543I
Szczegółowy opis  Four differential LVDS output pairs
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  IDT [Integrated Device Technology]
Strona internetowa  http://www.idt.com
Logo IDT - Integrated Device Technology

ICS8543I Arkusz danych(HTML) 6 Page - Integrated Device Technology

Back Button ICS8543I Datasheet HTML 2Page - Integrated Device Technology ICS8543I Datasheet HTML 3Page - Integrated Device Technology ICS8543I Datasheet HTML 4Page - Integrated Device Technology ICS8543I Datasheet HTML 5Page - Integrated Device Technology ICS8543I Datasheet HTML 6Page - Integrated Device Technology ICS8543I Datasheet HTML 7Page - Integrated Device Technology ICS8543I Datasheet HTML 8Page - Integrated Device Technology ICS8543I Datasheet HTML 9Page - Integrated Device Technology ICS8543I Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
ICS8543BGI REVISION E NOVEMBER 15, 2012
6
©2012 Integrated Device Technology, Inc.
ICS8543I Data Sheet
LOW SKEW, 1-to-4, DIFFERENTIAL-TO-LVDS FANOUT BUFFER
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
Additive Phase Jitter @ 153.6MHz
12kHz to 20MHz = 0.164ps (typical)
Offset from Carrier Frequency (Hz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com