De Pop

GAIN

Control

Current

Limit

Charge Pump

Thermal

Limit

Left

Right

Power

Management

Current

Limit

DRV612

www.ti.com

SLOS690B

– DECEMBER 2010 – REVISED APRIL 2011

SYSTEM BLOCK DIAGRAM

PACKAGE

DESCRIPTION

DRV612PW

14-pin TSSOP

–40°C to 85°C

DRV612RGT

16-pin QFN

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

Web site at www.ti.com.

THERMAL INFORMATION

DRV612

DRV612

UNITS

RGT (16-Pin)

PW (14-Pin)

Junction-to-ambient thermal resistance

52

130

Junction-to-case (top) thermal resistance

71

49

Junction-to-board thermal resistance

26

63

°C/W

Junction-to-top characterization parameter

3.0

3.6

Junction-to-board characterization parameter

26

62

Junction-to-case (bottom) thermal resistance

n/a

n/a

(1)

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright

© 2010–2011, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s) :DRV612