Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

LP62S16512A Arkusz danych(PDF) 2 Page - AMIC Technology

Numer części LP62S16512A
Szczegółowy opis  8M BIT (512K x 16 / 1M x 8) LOW VOLTAGE CMOS SRAM
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AMICC [AMIC Technology]
Strona internetowa  http://www.amictechnology.com
Logo AMICC - AMIC Technology

LP62S16512A Arkusz danych(HTML) 2 Page - AMIC Technology

  LP62S16512A Datasheet HTML 1Page - AMIC Technology LP62S16512A Datasheet HTML 2Page - AMIC Technology LP62S16512A Datasheet HTML 3Page - AMIC Technology LP62S16512A Datasheet HTML 4Page - AMIC Technology LP62S16512A Datasheet HTML 5Page - AMIC Technology LP62S16512A Datasheet HTML 6Page - AMIC Technology LP62S16512A Datasheet HTML 7Page - AMIC Technology LP62S16512A Datasheet HTML 8Page - AMIC Technology LP62S16512A Datasheet HTML 9Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
LP62S16512A Series
Preliminary
8M BIT (512K x 16 / 1M x 8) LOW VOLTAGE CMOS SRAM
PRELIMINARY
(November, 2014, Version 0.0)
2
AMIC Technology, Corp.
Features
Operating voltage: 2.7V to 3.6V
Access times: 55/70 ns (max.)
Current:
Very low power version: Operating: 50mA (max.)
Standby:
20
μA (max.)
Full static operation, no clock or refreshing required
All inputs and outputs are directly TTL-compatible
Common I/O using three-state output
Data retention voltage: 2.0V (min.)
Available in 48-pin TSOP (I) and 48-ball CSP (6 x 8 mm)
packages
All Pb-free (Lead-free) products are RoHS2.0 compliant
The TSOP (I) package configurable as 512K x 16 or
1M x 8 Static RAM
- BYTE fixed to HIGH, LB controlled I/O0 - I/O7, HB
controlled I/O8 - I/O15
- BYTE fixed to LOW, I/O15 used as address pin, while
I/O8 - I/O14 pins not used
General Description
The LP62S16512A is a low operating current 8,388,608-bit
static random access memory organized as 524,288 words
by 16 bits and operates on low power voltage from 2.7V to
3.6V. It is built using AMIC's high performance CMOS
process.
Inputs and three-state outputs are TTL compatible and
allow for direct interfacing with common system bus
structures.
Two chip enable input is provided for POWER-DOWN,
device enable. Two byte enable inputs and an output
enable input are included for easy interfacing.
Data retention is guaranteed at a power supply voltage as
low as 2.0V.
Product Family
Power Dissipation
Product
Family
Operating
Temperature
VCC
Range
Speed
Data Retention
(ICCDR, Typ.)
Standby
(ISB1, Typ.)
Operating
(ICC2, Typ.)
Package
Type
LP62S16512A
0
°C ~ +70°C
2.7V~3.6V
55ns / 70ns
0.3
μA
0.5
μA
4mA
48 TSOP (I)
48-ball CSP
LP62S16512A(I)
-40
°C ~ +85°C
2.7V~3.6V
55ns / 70ns
0.3
μA
0.5
μA
4mA
48 TSOP (I)
48-ball CSP
1. Typical values are measured at VCC = 3.0V, TA = 25
°C and not 100% tested.
2. Data retention current VCC = 2.0V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com