| Zakładka z wyszukiwarką danych komponentów |
|
SM5876AM Arkusz danych(PDF) 13 Page - Nippon Precision Circuits Inc |
|
|
|||||||||||||||||||||||||||||
SM5876AM Arkusz danych(HTML) 13 Page - Nippon Precision Circuits Inc |
|
13 / 17 page ![]() SM5876AM NIPPON PRECISION CIRCUITS—13 FUNCTIONAL DESCRIPTION System Clock/Speed Switching (XTI, XTO, CKO, CKSL) Note that the input clock accuracy and signal-to- noise ratio greatly influence the AC analog character- istics. Accordingly, care should be taken to ensure that the clock is free from jitter. The system clock can be controlled by a crystal oscillator comprising a crystal connected between XTI and XTO and the built-in CMOS inverter. Alter- natively, an external system clock can be input on XTI. As the internal CMOS inverter has a feedback resistor, the external clock can be AC coupled to XTI. The system clock is output on CKO. The system clock on XTI can be set to run at one of two speeds, 384fs (normal speed) or 768fs (double- speed), where fs is the input frequency on LRCI. The speed for CD playback is set by the input level on CKSL, as shown in table 1. Table 1. System clock select Parameter Symbol CKSL HIGH LOW XTI input clock frequency fXI (= 1/tXI) 768fs 384fs CD playback XTI frequency fXI 33.8688 MHz at fs = 44.1 kHz 16.9344 MHz at fs = 44.1 kHz CKO output clock frequency fCO 768fs 384fs Internal system clock period TSYS 2tXI tXI System Reset (RSTN) The device should be reset in the following cases. s At power ON s When LRCI and/or the system clock XTI stop, or other abnormalities occur. s When switching the XTI clock 768fs ⇔ 384fs. The device is reset by applying a LOW-level pulse on RSTN. At system reset, the internal arithmetic opera- tion and output timing counter are synchronized on the next LRCI rising edge, as shown in figure 1. Output mute At power-ON reset (when RSTN goes LOW), the outputs LO (LON) and RO (RON) enter the output mute state. Mute is released on the 9th LRCI rising edge after RSTN goes HIGH. During this cycle, the timing reset can cause output noise to be generated. Figure 1. System reset timing LRCI RSTN Internal Reset LO(LON) RO(RON) Low Output Muted 123 9 10 |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |