| Zakładka z wyszukiwarką danych komponentów |
|
SEC2410 Arkusz danych(PDF) 21 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SEC2410 Arkusz danych(HTML) 21 Page - Microchip Technology |
|
21 / 283 page ![]() 2013 - 2014 Microchip Technology Inc. DS00001587C-page 21 SEC2410/SEC4410 54 59 SC_FCB/ GPIO29 O12 SmartCard Function Code This pin is used in conjuction with SC_RST_N for type 2 synchronous cards to indicate the type of command to be executed. This pin is held low while SC_PSNT_N is low and card power has not been applied, or while SmartCard block is deactivated. 55 60 SC_IO/ GPIO31 VIO12 SmartCard Bidirectional Serial Data The SmartCard bidirectional serial data pin should be held low when the interface is not active. 56 61 SC_CLK/ GPIO28 VIO12 SmartCard Clock Output This pin is the clock reference for communication with the flash media card. This pin should be held low when the interface is not active. 57 62 SC_SPU/ GPIO30 VIO12 SmartCard Standard or Proprietary Use This pin is held low while SC_PSNT_N is low and card power has not been applied, or while SmartCard block is deactivated. 58 63 SC_RST_N/ GPIO27 VIO12 SmartCard Reset Output A low pulse resets the card and triggers an ATR response message. This pin should be held low when the interface is not active. 59 64 VDD33 3.3 V Power 60 65 VAR_CRD_PWR/ GPIO10 I/O200 Variable Voltage Card Power: 1.8 V, 3.0 V, 3.3 V (200 mA) This pin should have a 1.0 μF Ceramic low ESR Capacitor when configured for output. - 66 OTP_ATEST This is a test pin and should be left un-connected for normal operation. 61 67 XTAL2 OCLKx 24 MHz Crystal This is the other terminal of the crystal, or can be left open when an external clock source is used to drive XTAL1/CLKIN. 62 68 XTAL1/ CLKIN ICLKx 24 MHz Crystal (External Clock Input) This pin can be connected to one terminal of the crystal or can be connected to an external 24 MHz clock when a crystal is not used. - 69 VDD12PLL_MON This pin should be left unconnected - for testing only. 63 70 RBIAS I-R USB Transceiver Bias A 12.0 k Ω, ± 1.0% resistor is attached from VSS to this pin in order to set the transceiver’s internal bias currents. 64 71 VDDA33 3.3 V Analog Power TABLE 3-3: SEC2410 PIN DESCRIPTIONS (CONTINUED) Pin Name Buffer type Description 64-QFN 72-QFN |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |