L6751B datasheet(13/58 Pages) STMICROELECTRONICS

13 / 58 page

L6751B

Pin description and connection diagram

Doc ID 024028 Rev 1

13/58

Level sensitive enable pin (3.3 V compatible).

Pull low to disable the device, pull up above the turn-on threshold to enable

the controller.

SVCLK

SVC

Serial clock

ALERT#

V_FIX

Alert (Intel mode).

V_FIX (AMD mode). Pull to 3.3 V to enter V_FIX mode.

SVDATA

SVD

DSerial data

BOOT /

TMAX

Connect a resistor divider to GND/VCC5 in order to define BOOT and

TMAX registers. See Table 10 for details.

VCC5

Main IC power supply.

Operative voltage is 5 V ±5%. Filter with 1

μF MLCC to GND (typ.).

GDC

Gate drive control pin.

Used for efficiency optimization, see Section 9 for details. If not used, it

can be left floating. Always filter with 1

μF MLCC to GND.

n/a

Not internally bonded.

VDRV

Driving voltage for external drivers.

Connect to the selected voltage rail to drive external MOSFET when in

maximum power conditions. IC switches GDC voltage between VDRV and

VCC5 to implement efficiency optimization according to selected strate-

gies.

n/a

Not internally bonded

Table 2.

Pin description (continued)

Pin#

Name

Type

Function

L6751B Arkusz danych(PDF) 13 Page - STMicroelectronics

L6751B Arkusz danych(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Arkusz danych Pobierz

Link URL