Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

LNBH26LS Arkusz danych(PDF) 23 Page - STMicroelectronics

Numer części LNBH26LS
Szczegółowy opis  Dual LNBS supply and control IC with step-up and IC interface
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBH26LS Arkusz danych(HTML) 23 Page - STMicroelectronics

Back Button LNBH26LS Datasheet HTML 19Page - STMicroelectronics LNBH26LS Datasheet HTML 20Page - STMicroelectronics LNBH26LS Datasheet HTML 21Page - STMicroelectronics LNBH26LS Datasheet HTML 22Page - STMicroelectronics LNBH26LS Datasheet HTML 23Page - STMicroelectronics LNBH26LS Datasheet HTML 24Page - STMicroelectronics LNBH26LS Datasheet HTML 25Page - STMicroelectronics LNBH26LS Datasheet HTML 26Page - STMicroelectronics LNBH26LS Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
LNBH26LS
I²C interface protocol
DocID025504 Rev 1
23/33
Bit
Name
CH
Value
Description
0
In case of thermal protection activation (OTF=1) the LNB output
(VOUT pin) is automatically enabled as soon as the
overtemperature condition is removed (OTF=0) with the previous
VSEL bits setting.
Bit 7
(MSB)
COMP
-
1
DC-DC converter compensation: set to use very low E.S.R.
capacitors or ceramic caps on VUP pin.
-
0
DC-DC converter compensation: set to use standard electrolytic
capacitors on VUP pin.
7.4
Status registers
The STATUS 1, 2 registers can only be addressed to read mode and provide the
diagnostic functions described in the following tables.
Table 10: STATUS 1 (read register. Register address = 0X0)
Bit
Name
CH
Value
Description
Bit 0
(LSb)
OLF-
A
A
1
VOUT pin overload protection has been triggered (IOUT > I LIM). Refer
to Table 8: "DATA 3 (read/write register. Register address =
0X4)"for the overload operation and PCL settings.
0
No overload protection has been triggered to the VOUT pin (IOUT <
ILIM).
Bit 1
OLF-
B
B
1
V OUTpin overload protection has been triggered (IOUT > I LIM). Refer
to Table 8: "DATA 3 (read/write register. Register address =
0X4)"for the overload operation and PCL settings.
0
No overload protection has been triggered to VOUT pin (IOUT < I LIM).
Bit 2
N/A
-
-
Reserved.
Bit 3
N/A
-
-
Reserved.
Bit 4
N/A
-
-
Reserved.
Bit 5
N/A
-
-
Reserved.
Bit 6
OTF
A/B
1
Junction overtemperature is detected, TJ > 150 °C (typ.).See also
THERM bit setting in Table 9: "DATA 4 (read/write register.
Register address = 0X5)".
0
Junction overtemperature not detected, TJ<135 °C (typ.).TJ is
below thermal protection threshold.
Bit 7
(MSb)
PNG
A/B
1
Input voltage (VCC pin) lower than LPD minimum thresholds. Refer
to Table 12: "Electrical characteristics of section A/B".
0
Input voltage (VCC pin) higher than LPD thresholds. Refer to Table
12: "Electrical characteristics of section A/B".
N/A = Reserved bit.
All bits reset to “0” at power-on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com