54F379DM datasheet(2/8 Pages) NSC

2 / 8 page

Unit LoadingFan Out

54F74F

Pin Names

Description

Input IIH IIL

HIGHLOW Output IOH IOL

Enable Input (Active LOW)

1010

20 mA b06 mA

D0–D3

Data Inputs

1010

20 mA b06 mA

Clock Pulse Input (Active Rising Edge)

1010

20 mA b06 mA

Q0–Q3

Flip-Flop Outputs

50333

1 mA20 mA

Q0–Q3

Complement Outputs

50333

1 mA20 mA

Functional Description

The ’F379 consists of four edge-triggered D-Type flip-flops

with individual D inputs and Q and Q outputs The Clock

(CP) and Enable (E) inputs are common to all flip-flops

When the E is input HIGH the register will retain the present

data independent of the CP input The Dn and E inputs can

change when the clock is in either state provided that the

recommended setup and hold times are observed

Truth Table

Inputs

Outputs

XNC

H e HIGH Voltage Level

L e LOW Voltage Level

X e Immaterial

L e LOW-to-HIGH Transition

NC e No Change

Logic Diagram

TLF9527 – 4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

54F379DM Arkusz danych(PDF) 2 Page - National Semiconductor (TI)

54F379DM Arkusz danych(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8

Arkusz danych Pobierz

Link URL