| Zakładka z wyszukiwarką danych komponentów |
|
AX88796 Arkusz danych(PDF) 38 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88796 Arkusz danych(HTML) 38 Page - ASIX Electronics Corporation |
|
38 / 71 page ![]() ASIX ELECTRONICS CORPORATION 38 AX88796 L 3-in-1 Local Bus Fast Ethernet Controller 5.1.14 Test Register (TR) Offset 15H (Read) FIELD NAME DESCRIPTION 7:4 - Reserved 3 RST_TX B 100BASE-TX in Reset : This signal indicates that 100BASE-TX logic of internal PHY is in reset. 2 RST_10B 10BASE-T in Reset : This signal indicates that 10BASE-T logic of internal PHY is in reset. 1 RST_B Reset Busy : This signal indicates that internal PHY is in reset. 0 AUTOD Autonegotiation Done : This signal goes high whenever internal PHY autonegotiation has completed. It will go low if autonegotiation has to restart. 5.1.15 General Purpose Input Register (GPI) Offset 17H (Read) FIELD NAME DESCRIPTION 7 - Reserved 6 GPI2 This register reflects GPI[2] input value. May connect to external PHY speed status. 5 GPI1 This register reflects GPI[1] input value. May connect to external PHY duplex status. 4 GPI0 This register reflects GPI[0] input value. May connect to external PHY link status. 3 - Reserved 2 I_SPD This register reflects internal PHY speed status value. Logic one means 100Mbps 1 I_DPX This register reflects internal PHY duplex status value. Logic one means full duplex. 0 I_LINK This register reflects internal PHY link status value. Logic one means link ok. 5.1.16 GPO and Control (GPOC) Offset 17H (Write) FIELD NAME DESCRIPTION 7 - Reserved 6 PPDSET Internal PHY Power Down Setting: Default “0”, Internal PHY is in normal operation mode Write PPDSET to “1” force Internal PHY into power down mode 5 MPSET Media Set by Program : The signal is valid only when MPSEL is set to high. When MPSET is logic 0 , internal PHY is selected. When MPSET is logic 1 , external MII PHY is selected. 4 MPSEL Media Priority Select : MPSEL I_LINK GPI0 Media Selected 0 1 0 Internal PHY 0 1 1 Internal PHY 0 0 0 External MII PHY 0 0 1 Internal PHY 1 X X Depend on MPSET bit 3:1 - Reserved 0 /GPO0 Default “0”. The register reflects to GPO[0] pin with inverted value. |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |