AD9954SLASHPCB datasheet(34/36 Pages) AD

34 / 36 page

AD9954

Rev. 0 | Page 34 of 36

Table 13 indicates the logic level for each power-down bit that

drives out of the AD9954 core logic to the analog section and

the digital clock generation section of the chip for the external

power-down operation.

Layout Considerations

For the best performance, the following layout guidelines

should be observed. Always provide the analog power supply

(AVDD) and the digital power supply (DVDD) on separate

supplies, even if just from two different voltage regulators

driven by a common supply. Likewise, the ground connections

(AGND, DGND) should be kept separate as far back to the

source as possible (i.e., separate the ground planes on a local-

ized board, even if the grounds connect to a common point in

the system). Bypass capacitors should be placed as close to the

device pin as possible. Usually a multitiered bypassing scheme

consisting of a small high frequency capacitor (100 pF) placed

close to the supply pin and progressively larger capacitors

(0.1 µF, 10 µF) further back to the actual supply source works best.

Table 13. Power-Down Control Functions

Control

Mode Active

Description

PWRDWNCTL = 0 CFR1<3> Don’t Care

Software Control

Digital Power-Down = CFR1<7>

Comparator Power-Down = CFR1<6>

DAC Power-Down = CFR1<5>

Input Clock Power-Down = CFR1<4>

PWRDWNCTL = 1 CFR1<3> = 0

External Control,

Fast Recovery Power-Down Mode

Digital Power-Down = 1’b1

Comparator Power-Down = 1’b0 Or CFR1<6>

DAC Power-Down = 1’b0

Input Clock Power-Down = 1’b0

PWRDWNCTL = 1 CFR1<3> = 1

External Control,

Full Power-Down Mode

Digital Power-Down = 1’b1

Comparator Power-Down = 1’b1

DAC Power-Down = 1’b1

Input Clock Power-Down = 1’b1

AD9954/PCB Arkusz danych(PDF) 34 Page - Analog Devices

AD9954/PCB Arkusz danych(HTML) 34 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Arkusz danych Pobierz

Link URL