Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

DP83902AVF Arkusz danych(PDF) 56 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Numer części DP83902AVF
Szczegółowy opis  ST-NICTM Serial Network Interface Controller for Twisted Pair
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NSC [National Semiconductor (TI)]
Strona internetowa  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83902AVF Arkusz danych(HTML) 56 Page - National Semiconductor (TI)

Back Button DP83902AVF Datasheet HTML 52Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 53Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 54Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 55Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 56Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 57Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 58Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 59Page - National Semiconductor (TI) DP83902AVF Datasheet HTML 60Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 70 page
background image
150 Switching Characteristics AC Specs DP83902A Note All Timing is Preliminary (Continued)
DMA Control Bus Arbitration
TLF11157 – 37
Symbol
Parameter
Min
Max
Units
brqhl
Bus Clock to Bus Request High for Local DMA
50
ns
brqhr
Bus Clock to Bus Request High for Remote DMA
45
ns
brql
Bus Request Low from Bus Clock
60
ns
backs
Acknowledge Setup to Bus Clock (Note 1)
2
ns
bccte
Bus Clock to Control Enable
60
ns
bcctr
Bus Clock to Control Release (Notes 2 3)
70
ns
Note 1
BACK must be setup before T1 after BREQ is asserted Missed setup will slip the beginning of the DMA by four bus clocks The Bus Latency will influence
the allowable FIFO threshold
Note 2
During remote DMA transfers only a single bus transfer is performed During local DMA operations burst mode transfers are performed
Note 3
These limits include the RC delay inherent in our test method These signals typically turn off within 15 ns enabling other devices to drive these lines with
no contention
56



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com