| Zakładka z wyszukiwarką danych komponentów |
|
DAN-130 Arkusz danych(PDF) 7 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
DAN-130 Arkusz danych(HTML) 7 Page - Exar Corporation |
|
7 / 11 page ![]() DATA COMMUNICATIONS APPLICATION NOTE DAN130 7 1.3.3.1 Summary of Differences Between the XR16L2751 and TL16C752B Some differences between the XR16L2751 and TL16C752B are summarized in the table below. TABLE 6: DIFFERENCES BETWEEN EXAR’S XR16L2751 WITH TI’S TL16C752B COMPARISON XR16L2751 TL16C752B Data Bus Standard Intel and Motorola Intel Device ID and Revision Device ID and Revision N/A Power Supply Operation 2.5, 3.3 and 5 V 3.3 V only 3.3 V Operation with 5 V Tolerance 3.3 V Operation with 5 V Tolerance N/A Max Operating Current 2.7 mA @ 2.5 V 2.7 mA @ 3.3 V 4 mA @ 5 V 20 mA @ 3.3 V Max Frequency on XTAL1 24 MHz @ 2.5 V 33 MHz @ 3.3 V 50 MHz @ 5 V 48 MHz @ 3.3 V Data Sampling Rates 16X or 8X 16X BRG Prescaler 1 or 4 1 or 4 Max Data Rate 3 Mbps @ 2.5 V at 8X 4 Mbps @ 3.3 V at 8X 6.25 Mbps @ 5 V at 8X 3 Mbps @ 3.3 V Package 48-TQFP, 44-PLCC 48-LQFP Operating Temperature Ranges Commercial and Industrial Commercial and Industrial 48-QFP package thickness 1.2 mm 1.6 mm TX/RX FIFO Size 64 64 TX/RX Trigger Tables 4 Trigger Tables 2 Trigger Tables TX/RX FIFO Interrupt Trigger Levels Programmable (Table D) 4 Selectable (Tables A-C) 16 Selectable (TLR) 4 Selectable (TLR = 0) TX/RX FIFO Counters TX/RX FIFO Counters N/A Single FIFO Ready Status Register N/A FIFO Ready Status Register Hardware Flow Control Auto RTS/CTS Flow Control Auto RTS/CTS Flow Control Software Flow Control Auto Xon/Xoff Flow Control Auto Xon/Xoff Flow Control Auto Hysteresis Level 16 Selectable Levels ±N from the trigger level 16 Selectable Levels Select Upper and Lower Hysteresis Levels irrespective of trigger level Infrared Mode IrDA encoder/decoder (ver 1.0) N/A Sleep Mode Sleep Mode with Auto Wake-up Sleep Mode with Auto Wake-up Powersave Mode Powersave Mode N/A Diagnostic Modes Local loopback Local Loopback RS485 Mode Auto RS485 Mode N/A LSR bits 4-2 Interrupt Generation Immediate or Delayed Delayed |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |