11AA02UIDT-ISLASHTT datasheet(10/32 Pages) MICROCHIP

10 / 32 page

11AA02UID

DS20005206A-page 10

 2013 Microchip Technology Inc.

4.2

Current Address Read (CRRD)

Instruction

The internal address counter featured on the

11AA02UID maintains the address of the last memory

array location accessed. The

CRRD instruction allows

the master to read data back beginning from this

current location. Consequently, no word address is

provided upon issuing this command.

Note that, except for the initial word address, the

READ and CRRD instructions are identical, including

the ability to continue requesting data through the use

of MAKs in order to sequentially read from the array.

As with the

READ instruction, the CRRD instruction is

terminated by transmitting a NoMAK.

Table 4-2 lists the events upon which the internal

address counter is modified.

TABLE 4-2:

INTERNAL ADDRESS

COUNTER

FIGURE 4-2:

CRRD COMMAND SEQUENCE

Command

Event

Action

—

Power-on Reset Counter is undefined

Read or

Write

MAK edge

following each

Address byte

Counter is updated

with newly received

value

Read,

Write, or

CRRD

MAK/NoMAK

edge following

each data byte

Counter is incre-

mented by 1

Note:

If, following each data byte in a

READ,

WRITE, or CRRD instruction, neither a

MAK nor a NoMAK edge is received (i.e.,

if a standby pulse occurs instead), the

internal address counter will not be incre-

mented.

Note:

During a Write command, once the last

data byte for a page has been loaded, the

internal Address Pointer will rollover to the

beginning of the selected page.

76 5 4

Data Byte 1

32 1 0

76 5 4

Data Byte 2

32 1 0

76 5 4

Data Byte n

32 1 0

SCIO

Start Header

SCIO

Device Address

Command

Standby Pulse

SCIO

11AA02UIDT-I/TT Arkusz danych(PDF) 10 Page - Microchip Technology

11AA02UIDT-I/TT Arkusz danych(HTML) 10 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Arkusz danych Pobierz

Link URL