| Zakładka z wyszukiwarką danych komponentów |
|
UCD3138RMHR Arkusz danych(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
UCD3138RMHR Arkusz danych(HTML) 21 Page - Texas Instruments |
|
21 / 78 page ![]() DPWM PCM ADC12 PMBUS TIMER CPCC FILTER SCI SCI GIO FE_CTRL 0 1 2 3 4 5 6 UCD3138 Function G001 4.9 2.57 1.2 0.8 0.4 0.4 0.2 0.2 0.1 0.1 0 UCD3138 www.ti.com SLUSAP2F – MARCH 2012 – REVISED NOVEMBER 2013 3.7 Typical Clock Gating Power Savings Power disable control register provides control bits that can enable or disable arrival of clock to several peripherals such as, PCM, CPCC, digital filters, front ends, DPWMs, UARTs, ADC-12 and more. All these controls are enabled as default. If a specific peripheral is not used in a specific application the clock gate can be disabled in order to block the propagation of clock signal to that peripheral and therefore reduce the overall current consumption of the device. Copyright © 2012–2013, Texas Instruments Incorporated Electrical Specifications 21 Submit Documentation Feedback Product Folder Links: UCD3138 |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |