PC87365 datasheet(57/215 Pages) NSC

57 / 215 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.10.3

FDC Configuration Register

This register is reset by hardware to 24h.

Location:

Index F0h

Type:

R/W

Bit

76543210

Name

Reserved

TDR

Mode

DENSEL

Polarity

Control

Reserved

Write

Protect

PC-AT or

PS/2 Drive

Mode Select

Reserved

TRI-STATE

Control

Reset

00100100

Required

Bit

Description

Reserved. Must be 0.

TDR Register Mode.

0: PC-AT compatible drive mode; i.e., bits 7-2 of the TDR are 111111b (default)

1: Enhanced drive mode

DENSEL Polarity Control.

0: Active low for 500 Kbps or 1 Mbps data rates

1: Active high for 500 Kbps or 1 Mbps data rates (default)

Reserved. Must be 0.

Write Protect. This bit allows software to force write protect functionality. When set, writes to the floppy disk

drive are disabled. This effect is identical to WP when it is active.

0: Write protected according to WP signal (default)

1: Write protected regardless of value of WP signal

PC-AT or PS/2 Drive Mode Select.

0: PS/2 drive mode

1: PC-AT drive mode (default)

Reserved.

TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.

0: Disabled (default)

1: Enabled

PC87365 Arkusz danych(PDF) 57 Page - National Semiconductor (TI)

PC87365 Arkusz danych(HTML) 57 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL