GXM datasheet(125/244 Pages) NSC

125 / 244 page

Revision 3.1

125

www.national.com

Integrated Functions (Continued)

820Ch-820Fh

R/W

GP_BLT_STATUS

Graphics Pipeline BLT Status Register — Contains configuration and status infor-

mation for the BLT engine. The status bits are contained in the lower byte of the

00000000h

8210h-8213h

(Note)

R/W

GP_VGA_BASE

Graphics Pipeline VGA Memory Base Address Register — Specifies the offset of

the VGA memory, starting from the base of graphics memory.

xxxxxxxxh

8214h-8217h

(Note)

R/W

GP_VGA_LATCH

Graphics Pipeline VGA Display Latch Register — Provides a memory mapped

way to read or write the VGA display latch.

xxxxxxxxh

Table 4-24. Graphics Pipeline Configuration Register Summary (Continued)

GX_BASE+

Memory Offset

Type

Name / Function

Default Value

Note: The registers at GX_BASE+8140, 8144h, 8210h, and 8217h are located in the area designated for the graphics pipeline but

are used for VGA emulation purposes. Refer to Table 5-5 on page 173 for these register’s bit formats.

Table 4-25. Graphics Pipeline Configuration Registers

Bit

Name

Description

GX_BASE+8100h-8103h

GP_DST/START_X/YCOOR Register (R/W)

Default Value = 00000000h

31:16

DESTINATION/STARTING Y POSITION (SIGNED):

BLT Mode — Specifies the destination Y position for a BLT operation.

Vector Mode — Specifies the starting Y position in a vector.

15:0

DESTINATION/STARTING X POSITION (SIGNED):

BLT Mode — Specifies the destination X position for a BLT operation.

Vector Mode — Specifies the starting X position in a vector.

GX_BASE+8104h-8107h

GP_WIDTH/HEIGHT and

Default Value = 00000000h

GP_VECTOR_LENGTH/INIT_ERROR Register (R/W)

31:16

PIXEL_WIDTH or VECTOR_LENGTH (UNSIGNED):

BLT Mode — Specifies the width, in pixels, of a BLT operation. No pixels are rendered for a width of zero.

Vector Mode — Bits [31:30] are reserved in this mode allowing this 14-bit field to specify the length, in pixels, of a vector. No

pixels are rendered for a length of zero. This field is limited to 14 bits due to a lack of precision in the registers used to hold

the error terms.

15:0

PIXEL_HEIGHT or VECTOR_INITIAL_ERROR (UNSIGNED):

BLT Mode — Specifies the height, in pixels, of a BLT operation. No pixels are rendered for a height of zero.

Vector Mode — Specifies the initial error for renderng a vector.

GX_BASE+8108h-810Bh

GP_SCR_X/YCOOR and GP_AXIAL/DIAG_ERROR Register (R/W)

Default Value = 00000000h

31:16

SRC_X_POS or VECTOR_AXIAL_ERROR (SIGNED):

BLT Mode — Specifies the source X position for a BLT operation.

Vector Mode — Specifies the axial error for rendering a vector.

15:0

SRC_Y_POS or VECTOR_DIAG_ERROR (SIGNED):

Source Y Position (Signed) — Specifies the source Y position for a BLT operation.

Vector Mode — Specifies the diagonal error for rendering a vector.

GX_BASE+810Ch-810Fh

GP_SRC_COLOR Register (R/W)

Default Value = 00000000h

8-BPP Mode

31:24

GP_SRC_COLOR_0:

8-BPP Color Index — The color index must be duplicated in the upper byte of GP_SRC_COLOR_0 when rendering 8-BPP

data.

23:16

15:8

GP_SRC_COLOR_1:

8-BPP Color Index — The color index must be duplicated in the upper byte of GP_SRC_COLOR_1 when rendering 8-BPP

data.

7:0

16-BPP Mode

31:16

GP_SRC_COLOR_0: 16-BPP Color (RGB)

15:0

GP_SRC_COLOR_1: 16-BPP Color (RGB)

GXM Arkusz danych(PDF) 125 Page - National Semiconductor (TI)

GXM Arkusz danych(HTML) 125 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL