GXM datasheet(129/244 Pages) NSC

129 / 244 page

Revision 3.1

129

www.national.com

Integrated Functions (Continued)

4.5

DISPLAY CONTROLLER

The GXm processor incorporates a display controller that

retrieves display data from the memory controller and for-

mats it for output on a variety of display devices. The GXm

processor can directly connect to an active matrix TFT

LCD flat panel or to an external RAMDAC for CRT display

or both. The display controller includes a display FIFO,

compression/decompression (CODEC) hardware, hard-

ware cursor, a 256-entry-by-18-bit palette RAM (plus

three extension colors), display timing generator, dither

and frame-rate-modulation circuitry for TFT panels, and

flexible output formatting logic. A diagram of the display

controller subsystem is shown in Figure 4-14.

Figure 4-14. Display Controller Block Diagram

Memory

Data

Compressed

Codec

Cursor

Palette

Extensions

Palette

Dither

Output

RAMDAC

Panel

Control Registers

Timing

Memory

Address

Output

Control

Pseudo/True

Color Mux

Line Buffer

(64x32 bit)

Display

FIFO

(64x64 bit)

Latch

RAM

(264x18

Palette Data

and

FRM

Format

Addr.

Logic

Generator

and

Control Logic

Address

Generator

bit)

GXM Arkusz danych(PDF) 129 Page - National Semiconductor (TI)

GXM Arkusz danych(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL