ST72561 datasheet(43/262 Pages) STMICROELECTRONICS

Numer części	ST72561

Szczegółowy opis	8-BIT MCU WITH FLASH OR ROM, 10-BIT ADC, 5 TIMERS, SPI, LINSCI , ACTIVE CAN

PDF	262 Pages

Scroll/Zoom	100%

Producent	STMICROELECTRONICS [STMicroelectronics]

Strona internetowa	http://www.st.com

Logo

43 / 262 page

ST72561

43/262

POWER SAVING MODES (Cont’d)

Figure 27. ACTIVE-HALT Timing Overview

Figure 28. ACTIVE-HALT Mode Flow-chart

Notes:

1. This delay occurs only if the MCU exits

ACTIVE-HALT mode by means of a RESET.

2. Peripheral clocked with an external clock

source can still be active.

3. Only the RTC interrupt and some specific inter-

rupts can exit the MCU from ACTIVE-HALT

mode (such as external interrupt). Refer to

Table 8, “Interrupt Mapping,” on page 35 for

more details.

4. Before servicing an interrupt, the CC register is

pushed on the stack. The I[1:0] bits in the CC

level of the interrupt routine and restored when

the CC register is popped.

HALT

RUN

256 OR 4096 CYCLE

DELAY (AFTER RESET)

RESET

INTERRUPT

HALT

INSTRUCTION

FETCH

VECTOR

ACTIVE

(Active Halt enabled)

HALT INSTRUCTION

RESET

INTERRUPT 3)

CPU

OSCILLATOR

PERIPHERALS 2)

I[1:0] BITS

OFF

FETCH RESET VECTOR

OR SERVICE INTERRUPT

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

OFF

XX 4)

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

XX 4)

256 OR 4096 CPU CLOCK

CYCLE DELAY

(MCCSR.OIE=1)

(AWUCSR.AWUEN=0)

ST72561 Arkusz danych(PDF) 43 Page - STMicroelectronics

ST72561 Arkusz danych(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL