Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

DM6381F Arkusz danych(PDF) 22 Page - List of Unclassifed Manufacturers

Numer części DM6381F
Szczegółowy opis  V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ETC [List of Unclassifed Manufacturers]
Strona internetowa  
Logo ETC - List of Unclassifed Manufacturers

DM6381F Arkusz danych(HTML) 22 Page - List of Unclassifed Manufacturers

Back Button DM6381F Datasheet HTML 18Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 19Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 20Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 21Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 22Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 23Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 24Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 25Page - List of Unclassifed Manufacturers DM6381F Datasheet HTML 26Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 40 page
background image
DM336P
V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set
22
Final
Version: DM336P-DS-F02
August 15, 2000
• Chip 2: DM6381/DM6382 ITU-T V.34 TX and RX Digital Signal Processor (TX DSP and
RX DSP) Description
DM6381/82 Description
The DM6381/DM6382 are application specific Digital
Signal Processors (DSP) dedicated to V.34 modem
operation. They are used in pairs. The primary
component of these devices is a 22.43Mips DSP core
processor. The basic clock frequency of this device is
40.32MHz. An internal built PLL circuit is used to
boost the clock from 40.32MHz to 80.64MHz or
89.74MHz. This 80.64MHz/89.74MHz clock is used
as the clock source of DSP core processor. A 16-byte
dual port SRAM is utilized to provide the
communication between DSP and the DM6383.
There are two dedicated serial ports that provide the
link between the DSP and the DM6380. The
DM6381/DM6382 are bonded-out in a 100-pin QFP
package for mass production, and provide the most
economical package.
DM6381/82 Block Diagram
Timing
Logical & PLL
Serial Port
Dual Port
RAM
ROM
DSP Core
Data
RAM
Program
RAM
OSCI
OSCO
MSCLK
CODEC_CLK
PMA[0:13]
PMD[0:23]
DMA[0:13]
DMD[0:15]
DM6381/82 Features
• DM6381 for TX data-pump, DM6382 for RX data-
pump
• Build in program ROM
• 2 serial ports to interface with codec
• 16 byte dual port RAM
• Clock Generator for codec chip and controller chip
• Build in PLL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com