38C2 datasheet(8/63 Pages) MITSUBISHI

8 / 63 page

38C2 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS

PRELIMINAR

Notice:

This

is not

a final

specification.

Some

parametric

limits

are

subject

to change.

Table 4 Push and pop instructions of accumulator or processor status register

Accumulator

Processor status register

Push instruction to stack

PHA

PHP

Pop instruction from stack

PLA

PLP

Fig. 6 Register push and pop at interrupt generation and subroutine call

Note: Condition for acceptance of an interrupt

Interrupt enable flag is “1”

Execute JSR

On-going Routine

M (S)(PCH)

(S)

(S) – 1

M (S)(PCL)

Execute RTS

(PCL)M (S)

(S)

(S)– 1

(S)

(S) + 1

(S)

(S) + 1

(PCH)M (S)

Subroutine

POP return

address from stack

Push return address

on stack

M (S)(PS)

Execute RTI

(PS)M (S)

(S)

(S) – 1

(S)

(S) + 1

Interrupt

Service Routine

POP contents of

processor status

M (S)(PCH)

(S)

(S) – 1

M (S)(PCL)

(S)

(S) – 1

(PCL)M (S)

(S)

(S) + 1

(S)

(S) + 1

(PCH)M (S)

POP return

address

from stack

I Flag is set from “0” to “1”

Fetch the jump vector

Push return address

on stack

Push contents of processor

status register on stack

Interrupt request

(Note)

Interrupt disable flag is “0”

38C2 Arkusz danych(PDF) 8 Page - Mitsubishi Electric Semiconductor

38C2 Arkusz danych(HTML) 8 Page - Mitsubishi Electric Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Arkusz danych Pobierz

Link URL