Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

GC2011A Arkusz danych(PDF) 13 Page - Texas Instruments

Numer części GC2011A
Szczegółowy opis  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  TI [Texas Instruments]
Strona internetowa  http://www.ti.com
Logo TI - Texas Instruments

GC2011A Arkusz danych(HTML) 13 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 9Page - Texas Instruments GC2011A Datasheet HTML 10Page - Texas Instruments GC2011A Datasheet HTML 11Page - Texas Instruments GC2011A Datasheet HTML 12Page - Texas Instruments GC2011A Datasheet HTML 13Page - Texas Instruments GC2011A Datasheet HTML 14Page - Texas Instruments GC2011A Datasheet HTML 15Page - Texas Instruments GC2011A Datasheet HTML 16Page - Texas Instruments GC2011A Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 50 page
background image
Texas Instruments Incorporated
- 9 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
symmetric filter modes. The feedback circuit will also negate the reverse data, if desired, to implement anti-symmetric
filters. In non-symmetric modes the feedback samples are cleared.
There are four filter coefficients stored within each filter cell. The C-Sel signal is a two bit control which selects
which coefficient to use at what time. The C-Sel signal can be forced to any value, it can toggle between two coefficients,
or can rotate through all four coefficients. The C-Sel signal is synchronized to the LSBs of the control counter when
toggling between coefficients.
In the cascade mode the A and B paths are used in series as a single path with 32 filter cells. In this mode the
data-out and sum-out outputs of path A are fed into the data-in and sum-in inputs of path B, and the feedback-out of
path B is fed into the feedback-in of path A.
The two paths are independent and can be programmed differently, for example path A can be interpolating
while path B is decimating.
2.7
FILTER CELL
A block diagram of the filter cell is shown in Figure 5.
Figure 5. The Filter Cell
The 12 bit forward and reverse data samples are delayed and then passed to the 12 bit adder. The amount of
delay depends upon the selected filtering modes. In the normal mode the samples are delayed by one clock. In the
decimate by 2 mode the samples are delayed two cycles and in the decimate by four mode the forward samples are
Rev
Out
Data
In
C-Sel
In
Coefficient
I/O
Sum
In
Sum
Out
C-Sel
Out
Data
Out
Rev
In
Register 0
Register 1
Register 2
Register 3
Z-(1,2,4)
Unsigned Mode
Forward Delay Control
Reverse Delay Control
NOTE: The delay circuits can also hold the data
during interpolation.
12 Bits
12 Bits
2 Bits
16 Bits
32 Bits
14 Bits
28 Bits
14 LSBs
32 Bits
12 Bit Signed
14 by 14 Bit Multiplier
32 Bit Adder
or unsigned Adder
CIN
Z-(1,2,4)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com