DM9102AT datasheet(40/77 Pages) ETC

40 / 77 page

DM9102A

Single Chip Fast Ethernet NIC controller

Final

Version: DM9102A-DS-F03

August 28, 2000

General Wake-up

Event

This bit reflects the current state of the wake-up event. It is cleared when either the

General Wake-up Event in the Function Event Register is cleared or when the

PME_Status in the PMC is cleared.

This bit is cleared upon hardware or software reset.

5:14

Reserved

R/W

Unpredictable on read

Interrupt

This bit reflects the internal state of a function specific interrupt. It is cleared when

the event that caused the interrupt was either masked in CSR7, or cleared in

CSR5.

This bit is cleared upon hardware or software reset.

16:31

Reserved

R/W

Unpredictable on read

4. Function Force Event Register: (offset 8Ch)

Bit

Name

Default

Description

0:3

Reserved

R/W

Unpredictable on read

Force Wake-up

Writing 1 to this bit sets the wake-up event field in the Function Event Register

(Function Event Register<4>), but not in the Function Present State Register

(Function Present State Register<4>).

Writing 0 has no effect.

5:14

Reserved

R/W

Unpredictable on read

Force Interrupt

Writing 1 to this bit sets the interrupt field in the Function Event Register (Function

Event Register<15>), but not in the Function Present State Register (Function

Present State Register<15>).

Writing 0 has no effect.

16:31

Reserved

R/W

Unpredictable on read

DM9102AT Arkusz danych(PDF) 40 Page - List of Unclassifed Manufacturers

DM9102AT Arkusz danych(HTML) 40 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Arkusz danych Pobierz

Link URL